Appl. No. 09/599,718 Reply to Office action of 06/04/2003

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claim 1 (currently amended): A method of fabricating an integrated circuit, comprising the following steps performed in order of:

forming an interlevel dielectric layer over a semiconductor body;

forming an intrametal dielectric layer over said interlevel dielectric layer;

forming a hardmask over said intrametal dielectric layer;

forming a via pattern over said hardmask;

selectively etching a via through said hardmask;

partially extending said via by selectively etching said intrametal dielectric layer;

depositing a BARC layer over said hardmask and within said via, wherein said

BARC layer is significantly thicker within said via than over said hardmask;

forming a trench pattern over said BARC layer; and

etching a trench in said intrametal dielectric layer, wherein said etching a trench step further removes at least a portion of said BARC layer within said via and removes a portion of said interlevel dielectric layer such that [wherein] at the conclusion of said etching a trench step said via extends through said interlevel dielectric layer.

Claim 2 (currently amended): The method of claim 1, further comprising the steps of forming a shelf layer between said interlevel dielectric layer and said intrametal dielectric layer; and extending said via by selectively etching through said shelf layer using said via pattern after said etching a via step after said partially extending said via step.

Claim 3 (cancelled): The method of claim 2, further comprising the step of extending said via by selectively etching through said interlevel dielectric layer after said step of etching said shelf layer and prior to depositing said BARC layer.

Appl. No. 09/599,718 Reply to Office action of 06/04/2003

Claim 4 (cancelled): The method of claim 3, wherein said depositing a BARC layer step fills said via to a level approximately even with a height of said interlevel dielectric.

Claim 5 (cancelled): The method of claim 3, further comprising the step of removing a remaining portion of said BARC layer after said etching a trench step.

Claim 6 (original): The method of claim 1, further comprising the step of filling said trench and via with copper.

Claim 7 (original): The method of claim 1, wherein said intrametal dielectric layer comprises an organic polymer.

Claim 6 (original): The method of claim 1, wherein said intrametal dielectric layer and said interlevel dielectric layer comprise $SiLK^{TM}$.

Claim 9 (original): The method of claim 1, wherein said interlevel dielectric comprises an organic polymer.

Claim 10 (currently amended): A method of fabricating an integrated circuit, comprising the following steps performed in order:

forming an interlevel dielectric layer over a semiconductor body;

forming a shelf layer over said interlevel dielectric layer;

forming an intrametal dielectric layer over said shelf layer;

forming a hardmask over said intrametal dielectric layer;

forming a via pattern over said hardmask;

selectively etching a via through said hardmask;

partially extending said via by selectively etching said intrametal dielectric layer and said shelf layer, but not etching through said interlevel dielectric layer;

depositing a BARC layer over said hardmask and within said via after said extending said via step;

Appl. No. 09/599,718 Reply to Office action of 06/04/2003

forming a trench pattern over said BARC layer; and
etching a trench in said intrametal dielectric layer, wherein said etching a trench
step further removes at least a portion of said BARC layer within said via and extends
said via through said interlevel dielectric layer.

Claims 11-14 (cancelled).